Cypress Perform CY7C136A Manual do Utilizador descarregar pdf (Página 9)

CY7C132, CY7C136

CY7C136A, CY7C142, CY7C146

Document #: 38-06031 Rev. *E Page 9 of 15

Figure 8. Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)

[12, 21]

Figure 9. Busy Timing Diagram No. 1 (CE Arbitration)

Switching Waveforms (continued)

SCE

PWE

HZWE

HIGH IMPEDANCE

R/W

ADDRESS

OUT

DATA

LZWE

DATA VALID

ADDRESS MATCH

Valid First:

BLC

BHC

ADDRESS MATCH

BLC

BHC

BUSY

ADDRESS

L,R

BUSY

ADDRESS

L,R

Valid First:

Note

21. If the CE

LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high impedance state.

[+] Feedback

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Sem comentários

Cypress Perform CY7C136A Manual do Utilizador Página 9